

POLITECNICO DI MILANO



Distributed Synchronization Algorithms for Wireless Sensor Networks

University of Padova Padova, February 10, 2011

Nicola Varanese

Dipartimento di Elettronica e Informazione, Politecnico di Milano </br/>



Double-degree program between PoliMi and New Jersey Institute of Tech. (Newark, NJ)

DeliMi: Prof. Umberto Spagnolini

□ *NJIT*: Prof. Yeheskel Bar-Ness and Prof. Osvaldo Simeone



Motivation

- □ Synchronization at the physical layer
- □ Synchronization at the MAC layer
- Conclusions



Network Synchronization

Synchronization is the simplest form of cooperation and enables more complex cooperative tasks

• Communication *Networks*: synchronization at different layers



N. Varanese, Distributed Synchronization

ΔΙΔΔ

Network Synchronization

Synchronization is the simplest form of cooperation and enables more complex cooperative tasks

• Communication *Networks*: synchronization at different layers



analogue/digital Frequency-locked Loop (FLL)



Synchronization is the simplest form of cooperation and enables more complex cooperative tasks

 <u>Wireless Sensor</u> Networks: synchronization at different layers

physical: cooperative communication







Synchronization is the simplest form of cooperation and enables more complex cooperative tasks

 <u>Wireless Sensor</u> Networks: synchronization at different layers







Synchronization is the simplest form of cooperation and enables more complex cooperative tasks

 <u>Wireless Sensor</u> Networks: synchronization at different layers

application: distributed sensing





Focus of Major Research Topic

Synchronization is the simplest form of cooperation and enables more complex cooperative tasks





Approach: Clock Control

- Prior Art:
 - estimation of clock parameters [Kumar08][Estrin04]
 - distributed agreement (consensus) algorithms [Simeone07][Schenato09]
- Our approach: *control* of the local clock via Phase and Frequency-Locked Loops (PLL, FLL)

PLL is the classical approach for wired networks (TDM, NTP, PTP)

what about wireless ?





Approach: Clock Control

- Prior Art:
 - estimation of clock parameters
 - distributed agreement algorithms
- Our approach: *control* of the local clock via Phase and Frequency-Locked Loops (PLL, FLL)
- Challenges:
 - superposition of radio signals
 - packet collisions
 - energy constraints (low duty cycles)



Approach: Sync Topologies

master-slave (MS): hierarchical



mutually coupled (MC): peer-to-peer



• WSN offer wider flexibility in sync architecture design

• Prior Art:

specific tools for each sync topology, e.g.

- MS: linear regression (FTSP [Maróti04])
- MC: distributed consensus (ATS [Schenato09])

12/44

• Our approach:

PLL/FLL as a *distributed* clock control tool suitable for *any* sync topology





Motivation

- □ Synchronization at the physical layer
 - □ distributed compensation of Carrier Frequency Offsets (CFO)
- □ Synchronization at the MAC layer
- Conclusions

Distributed CFO Correction



- Sync preamble for CFO estimation
- CFO correction via *distributed-FLL* (D-FLL)
- design of novel Frequency Difference Detector (FDD)
 - *superposition* of preamble signals
 - based on sample auto-correlation
 - nonlinear characteristic
- analysis:
 - frequency *acquisition* (stability and conv. speed)
 - steady-state sync accuracy

02/10/2011

POLITECNICO DI MILANO

Ð

L symbols

POLITECNICO DI MILANO

stability conditions (MC networks) connectivity Average RMS CFO (norm. freq.) mutual interference • 10 comparison with DFT-based FDD for a simple MC network www 10

02/10/2011

frequency acquisition

FDD locking range





Frequency Tracking

- Steady-state sync accuracy
 - channel noise and frequency instability (WFM)
 - MC and MS topologies
- residual CFO distribution in a MC and MS line network

• FLL bandwidth tuned via loop gain ε





02/10/2011

POLITECNICO DI MILANO



Motivation

□ Synchronization at the physical layer

□ Synchronization at the MAC layer

- □ Convergence rate of distributed sync algorithms
- □ Steady-state sync accuracy
- □ Sync tracking with low duty-cycles

Conclusions

Super-frame structure



N. Varanese, Distributed Synchronization

02/10/2011

POLITECNICO DI MILANO



Each node employs time info to control the local clock via a PLL:



Analysis of *distributed* PLL:

- time sync acquisition (stability and conv. speed)
- steady-state accuracy:
 - stable clocks : frequency is constant bw updates
 - unstable clocks : frequency changes bw updates



19/44

02/10/2011



Motivation

- □ Synchronization at the physical layer
- □ Synchronization at the MAC layer
 - □ Convergence rate of distributed sync algorithms
 - □ Steady-state sync accuracy
 - □ Sync tracking with low duty-cycles

Conclusions





Time information:



N. Varanese, Distributed Synchronization

02/10/2011

POLITECNICO DI MILANO

Time Sync Acquisition - Results



- acquisition trivial for MS \rightarrow analysis focused on *MC networks*
- *superposition* and *contention*:
 - almost sure convergence condition : convergence in the mean
- reservation :
 - overhead of signaling slots



POLITECNICO DI MILANO

Time Sync Acquisition - Results

- Hp: clocks are frequency synchronous
 - Type 1 PLL for time (phase) sync



- $0 < \epsilon < 1$ ensures stability
- numerical optimization of loop gain ε for a given square lattice topology:





N. Varanese, Distributed Synchronization

POLITECNICO DI MILANO



Motivation

□ Synchronization at the physical layer

□ Synchronization at the MAC layer

- □ Convergence rate of distributed sync algorithms
- □ Steady-state sync accuracy
- □ Sync tracking with low duty-cycles

Conclusions



Synchronization Accuracy

- TDMA MAC protocol
 - reservation-based signaling
- Hp: clk frequency is *stable*
 - linear clock model



- sync accuracy depends on *pair-wise offset* estimation errors.
 - delivery delays
 - clock precision (quantization)
- network sync posed as a (distributed) linear regression problem
 - distributed type 2 PLL
 - distributed linear regression (DLR)
 - Cramér–Rao lower bound



medium access, interrupt handling, other

02/10/2011

POLITECNICO DI MILANO

Cramér–Rao Lower Bound

- CRLB: lower bound to clock parameter estimation error
 - linear clock model : estimate phase and frequency
 - time offset observations from signaling slots of subsequent super-frames
 - *centralized block*-estimation model:



N. Varanese, Distributed Synchronization

02/10/2011

POLITECNICO DI MILANO



 $T_k(t) = \alpha_k t + \beta_k$

CRLB : MS Vs MC

- Cramér–Rao lower bound for general sync architectures (MS, MC, hybrid)
 - MC: error distributed almost uniformly
 - MS: error distributed inhomogeneously accuracy degrades rapidly moving away from masters
- CRLB for 2D 30x30 square lattice deployment (in µs) (Gaussian offset measurement error with 10µs std dev, N=10)



Distributed Linear Regression

- Design of Distributed linear regression (DLR) algorithm
 - linear clock model : estimate phase and frequency
 - time translation : $\mathbf{t} = (\mathbf{T}_{\mathbf{k}}(\mathbf{t}) \boldsymbol{\beta}_{\mathbf{k}})/\boldsymbol{\alpha}_{\mathbf{k}}$
 - signaling slots employed for training and *distributed fusion*





 $T_k(t) = \alpha_k t + \beta_k$





02/10/2011



- DLR: closed-form sync accuracy for general networks
- PLL: closed-form sync accuracy for regular MC networks

$$N_{eff} = \frac{2}{\frac{\kappa_1}{2} \left(1 + \frac{\kappa_2}{\kappa_1}\right)}$$

- Regular topology: ring network
 - CRB accuracy limit

$$\xi_{CRB}^2 \simeq \frac{2\sigma_{\rm w}^2}{N_{\rm eff}} \frac{1}{\mu_2}$$

DLR accuracy

$$\xi_{DLR}^2 \simeq \frac{4d\sigma_w^2}{N_{eff}} \left[\frac{1}{\mu} \right]$$

PLL accuracy

$$\xi_{PLL}^{2} \simeq \frac{4d\sigma_{w}^{2}}{N_{eff}} \frac{1}{\mu_{2}^{2}} \frac{1}{1+4\zeta^{2}} \quad \begin{array}{c} \text{improved noise} \\ \text{filtering} \end{array}$$



30/44

better connectivity

improves accuracy

POLITECNICO DI MILANO

Accuracy of MC Networks



02/10/2011

PLL: MC Vs MS

- Fix a desired time (phase) sync accuracy ξ
 - MC: accuracy improves increasing transmission range
 - MS/Hybrid: accuracy improves increasing transmission range or master node density
- MS/Hybrid: for a given transmission range, how many master nodes do I need ?

- line network of 31 nodes, N=1000
- MC accuracy rapidly improves with transmission range





MS ●→O O←●→O O←●

02/10/2011

POLITECNICO DI MILANO



Motivation

□ Synchronization at the physical layer

□ Synchronization at the MAC layer

- □ Convergence rate of distributed sync algorithms
- □ Steady-state sync accuracy
- □ Sync tracking with low duty-cycles

Conclusions



TDMA MAC protocol reservation-based signaling

- low duty cycle \rightarrow infrequent sync updates
 - clock is unstable: temp. changes

- current solution: static temp. compensation (Temp. Compensated Clock - TCC)
- achievable accuracy (lower bound for MS)



N. Varanese, Distributed Synchronization





02/10/2011





Model of an Unstable Clock

• Hp: clock frequency is the sum of two indep. random processes

$$\alpha(nT_{SF}) = \overline{\alpha} + \underbrace{v(nT_{SF})}_{P} + \underbrace{w(nT_{SF})}_{P}$$

random walk (RWFM)

white noise (WFM)

- WFM: noise within the oscillator
- RWFM: temperature changes, mechanical shocks and vibrations



• Allan Variance: a measure of frequency stability

$$\sigma^{2}(T_{SF}) = E\left[\left|\alpha(nT_{SF}) - \alpha((n-1)T_{SF})\right|^{2}\right]$$

- proposed solution: frequency tracking via:
 - Type 2 PLL
 - Type 1 PLL+FLL (P/FLL)



02/10/2011





Tracking - Results

• Closed-form tracking accuracy in *regular* MC networks



- better connectivity improves sync accuracy
- trade-off between channel noise reduction and frequency tracking
- integral gain κ_2 proportional to loop gain κ_1 :
 - small κ_1 improves channel noise rejection previous part
 - large κ_1 improves tracking accuracy of unstable clocks

POLITECNICO DI MILANO

Optimal Parameter Adaptation

- Numerical optimization of loop parameters
 - P/FLL: opt. PLL gain κ_{p} + opt. FLL gain κ_{F}
 - PLL: optimize jointly l.gain/damping
 fix damping and optimize l.gain



- MS line network of 30 nodes
- 1°C temp change within 1 hour
- gain increases proportionally with clock instability



growing instability

POLITECNICO DI MILANO

Tracking Performance

- Average synchronization error for a line MS network of 30 nodes
- 1°C temp change per 1 hour
- adaptive clock control outperforms TCC
- adaptation complexity
 - for optimal performance, PLL requires to jointly adapt damping and loop gain
 - optimization of PLL and FLL branch is independent in a P/FLL

Simpler design at the price of increased overhead





02/10/2011

POLITECNICO DI MILANO



Motivation

- □ Synchronization at the physical layer
- □ Synchronization at the MAC layer
- Conclusions





Advocate network sync via PLL/FLL techniques

can be applied at PHY/MAC/APP layer at the protocol stack
 robust wrt RF signal superposition and packet collisions

- general-purpose tool for both MS/MC sync architectures
 allow for improved sync accuracy and tracking performance
- Best flat (MC) or hierarchical (MS) sync architecture ?





This seminar: Design of distributed clock control algorithms

Future work:

- Design algorithms that dynamically adapt loop parameters to
 - topology (connectivity)
 - architecture (MS/MC)
 - duty cycles (energy efficient sync)
 - clock quality (frequency instability)
 - channel error statistics
 - \rightarrow lessons learned from packet-based sync algorithms (NTP)
- Implementation of the designed algorithms
 - improvements to the efficiency of currently employed TDMA MAC protocols (e.g., IEEE 802.15.4e)
 - complexity/computational cost





RELATED PUBLICATIONS

- N. Varanese, U. Spagnolini and Y. Bar-Ness, "Synchronization tracking with low duty cycles", in preparation.
- N. Varanese, U. Spagnolini and Y. Bar-Ness, "On the accuracy of distributed synchronization algorithms for wireless networks", in preparation.
- N. Varanese, U. Spagnolini and Y. Bar-Ness, "Distributed frequency-locked loops for wireless networks", submitted to IEEE Trans. on Communications (second review round).
- N. Varanese, Y. Bar-Ness and U. Spagnolini, "On the synchronization rate of distributed medium access protocols," Proc. Conference on Information Sciences and Systems (CISS) 2010, Princeton, NJ USA, March 17-19, 2010.
- U. Spagnolini, N. Varanese, O. Simeone and Y. Bar-Ness, "Distributed Digital Locked Loops for time/frequency locking in packet-based wireless communication," in Proc. IEEE PIMRC 2008, Cannes, France, Sept. 15-18, 2008 (invited paper).
- N. Varanese, O. Simeone, Y. Bar-Ness and U. Spagnolini, *"Distributed Frequency-Locked loops for wireless networks,"* in Proc. IEEE ISSSTA 2008, Bologna, Italy, Aug. 25-28, 2008.

N. Varanese, Distributed Synchronization

02/10/2011

POLITECNICO DI MILANO



Questions ?



N. Varanese, Distributed Synchronization

02/10/2011

POLITECNICO DI MILANO